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Double Half-Bridge Submodule based Modular 
Multilevel Converters with Reduced Voltage Sensors 
Chengkai Liu, Fujin Deng, Senior Member, IEEE, Qingsong Wang, Senior Member, IEEE,  
Yanbo Wang, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE and Zheng Wang, Senior Member, IEEE   
Abstract- The half-bridge (HB) submodule (SM) based MMC 
requires a large number of sensors to measure capacitor voltages. 
In this letter, a double half-bridge (DHB) SM based MMC is 
proposed, where each SM consists of two HBs. But only one 
voltage sensor is equipped in each DHB-SM for capacitor voltage 
estimation, which is connected between positive poles of two 
capacitors in the DHB-SM. A capacitor voltage estimation 
method is also proposed, which can estimate capacitor voltages in 
the proposed MMC with only a half number of voltage sensors in 
comparison with HB-SM based MMCs. A DHB-SM based three-
phase MMC is simulated with PSCAD/EMTDC and A DHB-SM 
based single-phase MMC prototype is built in laboratory. Both 
the simulation and experimental results confirm the effectiveness 
of the proposed method. 1 
Index terms- Half bridge, modular multilevel converters, 
voltage sensor, submodule. 
I.  INTRODUCTION 
The modular multilevel converters (MMCs) have received 
great interests from both academic and industry due to its 
advantages like easy construction, flexibility in converter 
design, excellent output voltage, high efficiency [1-5], etc.  
In conventional HB-SM based MMCs, a large number of 
sensors are equipped to measure the capacitor voltages, where 
the number of voltage sensor is the same to that of the 
submodule (SM) [6]. Recently, a number of studies are 
focused on reducing voltage sensors in MMCs, which can be 
divided into three categories, including software-based 
methods, hardware-based methods and fix pattern-based 
methods. 
In software-based methods, the SM capacitor voltages are 
estimated through the system dynamics along with a number 
of extra sensors. The individual capacitor voltages can be 
estimated with weighted recursive least square algorithm [7] 
or Kalman Filter [8], where extra voltage sensors are equipped 
to measure the arm voltages. Similarly, an adaptive linear 
neuron algorithm is used in [9], where the voltages on the arm 
inductors are measured by extra voltage sensors. In [10], the 
output voltages of SM groups are measured by sensors, and 
the capacitor voltages can be obtained when only one SM is 
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activated in the SM group. A capacitor voltage estimation with 
capacitance self-updating based on grouping measurement is 
presented in [11], which increases the accuracy of the voltage 
estimation. Even no extra sensors are applied, the capacitor 
voltages can be estimated with adaptive observers [12] or 
Kalman Filters [13]. The main limitations of the software-
based methods are: 1) Computational burden is explosively 
increased along with the increase of number of SMs, which 
limits its application to MMCs with small number of SMs. 2) 
High voltage sensors or sensors with high galvanic isolation 
voltage are required.  
In hardware-based methods, extra semiconductor devices 
are equipped to balance the SM capacitor voltages. A diode-
clamp MMC with SM voltage self-balancing ability is 
presented in [14], where two adjacent capacitors can be 
paralleled through the clamping diode. To limit the balancing 
current, small inductors are connected in series with the 
clamping diodes in a diode-clamp MMC based STATCOM 
[15] and a diode-clamp MMC based DC transformer [16]. In 
[17], additional two diodes are used for symmetrical HB-SM 
to achieve sensorless voltage balance. A semi-full-bridge SM 
is presented in [18], where two capacitors can be connected in 
parallel through the conducted insulated gate bipolar 
transistors (IGBTs). In [19], a reduced series/parallel module 
are presented for cascaded multilevel converter, which can be 
configured in series, bypassed or in parallel to balance all 
capacitor voltages in a sensorless manner. The number of 
voltage sensors can be reduced by hardware-based methods, 
which also reduces the communication burden and 
computational burden in regards of the voltage balancing 
controls [20]. However, the limitations of the hardware-based 
methods are evident: 1) The balancing current would be large 
when the voltage deviation between two paralleled capacitors 
is large, especially during the startup process, which requires 
semiconductor devices with big capability. 2) Extra devices 
not only lead to extra losses but it will also increase the costs. 
In fix pattern-based methods, the SMs are switched into a 
fixed pattern that the power absorbed by each SM is equal. A 
fix pulse pattern with harmonic elimination is presented in 
[21], where the stored energy in each SM remains stable. A 
hierarchical permutation cyclic coding method can evenly 
distribute the switching gate signals among the SMs [22] and 
the SM capacitor voltages can be balanced in a wide range of 
switching frequencies. A Y-Matrix Modulation method is 
presented in [23], where MMCs can achieve self-voltage 
balancing without measurements and feedback controls. 
However, in practical systems, the power losses of SMs can be 
various due to manufacturing errors [24] or different leakage 
resistances in valve tower [25]. The fix pattern-based methods 
cannot ensure an exact voltage balancing. 
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This letter proposes a double half-bridge (DHB) SM based 
MMC, where only a voltage sensor is equipped between 
positive poles of two capacitors in each DHB-SM. In addition, 
the corresponding capacitor voltage estimation method is also 
proposed for each DHB-SM with a simple algorithm. The 
proposed DHB-SM based MMC only requires a half number 
of voltage sensors in comparison with the conventional HB-
SM based MMC [6]. 
The rest of letter is organized as follows. The proposed 
DHB-SM based MMCs and capacitor voltage estimation 
methods are presented in Section II and Section III, 
respectively. The simulation and experimental studies are 
presented in Section IV and Section V, respectively. Finally, 
the conclusions are drawn in Section VI. 
II. PROPOSED DHB-SM BASED MMCS 
A single-phase DHB-SM based MMC is shown in Fig. 
1(a), which consists of an upper arm and a lower arm. Each 
arm consists of N identical DHB-SMs and an inductor Ls. Fig. 
1(b) shows the i-th (i=1, 2..., N) DHB-SM in the upper arm, 
which is composed of two HBs (HBi1 & HBi2) connected in 
series. The HBij (j=1, 2) consists of two switches (Tuij, Tlij) and 
one capacitor Cij, which are controlled by the switching 
function Sij as listed in Table I. When Sij =1, Tuij is on and Tlij is 
off. Here, the capacitor Cij is inserted into the arm and 
capacitor voltage ucij is increased with positive arm current 
and decreased with negative arm current.  When Sij =0, Tuij is 
off and Tlij is on. The capacitor Cij is bypassed from the arm, 
and ucij is unchanged. 
One thing to mention is that, only one voltage sensor is 
used between the positive poles of two capacitors in each 
DHB-SM to estimate capacitor Ci1’s voltage and Ci2’s voltage, 
which will be discussed more in Section III. 
TABLE I 
Switching States of HBij 
Sij Tuij Tlij iau ucij 
1 on off 
Positive Increase 
Negative Decrease 















































(a)                                                        (b) 
Fig. 1 (a) Single-phase DHB-SM based MMC. (b) Topology of i-th DHB-SM. 
TABLE II 
Relationship between Si2 and us 
Si2 us 
1 uci1 
0 uci1- uci2 
III. PROPOSED CAPACITOR VOLTAGE ESTIMATION METHOD 
FOR DHB-SMS BASED MMCS 
A. Sensor’s Measurement Voltage 
In the i-th DHB-SM, as shown in Fig. 1(b), only one 
voltage sensor is equipped to estimate capacitor voltage uci1 
and uci2. The measurement voltage us obtained from the sensor 
depends on the Si2 corresponding to HBi2, as listed in Table II. 
1) Si2=1: the sensor is connected in parallel with the Ci1, as 
depicted in Fig. 2(a). Here, us = uci1. 
2) Si2=0: the negative poles of C1 and C2 are connected 
together, as depicted in Fig. 2(b). Here, the us equals to 
the voltage deviation Δuci between Ci1’s voltage uci1 and 

























                              (a)                                                              (b) 
Fig. 2. Sensor voltage us corresponding to Si2 of HBi2. (a) Si2 = 1. (b) Si2 = 0. 
B. Proposed Capacitor Voltage Estimation Method 
Based on the above analysis, a capacitor voltage 
estimation method is proposed. Fig. 3 shows the proposed 
capacitor voltage estimation method for the i-th DHB-SM in 
the upper arm. In Fig. 3(a), the SM individual voltage 
balancing control method [26] including voltage balancing 
control (VBC) and voltage average control (VAC) is 
employed for the MMC. With the ac-side voltage reference ua*, 
estimated capacitor voltage 1ˆciu and 2ˆciu , and average capacitor 
voltage uc_ave in the phase, the reference signals yi1 and yi2 can 
be produced and compared with two carriers to generate the 
switching functions Si1 and Si2 for the HBi1 and HBi2 in the i-th 
DHB-SM, respectively, which can ensure the capacitor 
voltage balancing in the MMC and it is close to the rated SM 
capacitor voltage uc0 as 
uc0 = Vdc/(2N).                                 (1) 




ˆ ˆ( ) / (4 )
N
c ave ci ci
i
u u u N
=
= +                         (2) 
In the MMC, the phase-shifted carrier (PSC) based pulse 
width modulation (PWM) technique is adopted. The 2N 
isosceles triangle carriers with the phase-shifted angle of π/N 
are employed for SMs in the upper arm, where the carrier 
period is Ts and angular frequency is ωs=2π/Ts. In Fig. 3(a), 
the initial phase angle of carrier Wi2 for the HBi2 in the i-th 
DHB-SM is 
θi2 = (2i-1) ∙π/N.                               (3) 
Fig. 3(b) shows the detailed modulation for the HBi2. The 
Si2 is generated based on the yi2 and Wi2 as 
⚫ Si2=1 if yi2>Wi2  
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⚫ Si2=0 if yi2<Wi2 
As a result, Table III can be easily obtained as 
⚫ Si2=1 at the valley of Wi2 and this instant is 











= + +  = + +  . (4) 
⚫ Si2=0 at the peak of Wi2 and this instant is 











= +  = +  .         (5) 
TABLE III 
Relationship among t, Wi2 and Si2 
t Wi2 Si2 
tv(k)=[(2i-1)/(2N)+k+1/2]∙Ts Valley 1 




















































































































Fig. 3. Proposed capacitor voltage estimation method. (a) Capacitor voltage 
estimation for the i-th DHB-SM. (b) Proposed synchronous sampling. 
Based on Tables II and III, the capacitor voltage uci1 of Ci1 
and uci2 of Ci2 can be sampled and estimated from the sensor 
voltage us, where the sampling of the sensor voltage us and the 
estimation of capacitor voltage are synchronized with the 
carrier Wi2 for HBi2, as follows. 
1) Estimation of voltage 1ˆciu  for Ci1  
1ˆciu  is periodically sampled from sensor voltage us at the 
time tv(k) with period of Ts, as shown in Fig. 3(b), given as 
 
1 ( )
ˆ ( ) |
vci s t t k
u u t ==                             (6) 
2) Estimation of voltage 2ˆciu  for Ci2 
The voltage deviation Δuc is periodically sampled from 
sensor voltage us at the time tp(k) with period of Ts, as 
shown in Fig. 3(b), as 
( )( ) | pci s t t ku u t = = .                              (7) 
As a result, the 2ˆciu can be estimated as 
2 1
ˆ ˆ= -ci ci ciu u u .                                 (8) 
IV. SIMULATION STUDIES 
To verify the effectiveness of the proposed method, a 
three-phase DHB-SM based MMC (12 DHB-SMs per arm) is 
simulated with PSCAD/EMTDC, while a three-phase HB-SM 
based MMC (24 HB-SMs per arm) is also simulated for 
comparison. The diagram of the simulated system is shown in 
Fig. 4 and the system parameters are listed in TABLE IV. 
Initially, the active power P and the reactive power Q are 
regulated at 18 MW and 0 MVar, respectively. At 2.5 s, P is 









Fig. 4. Diagram of the simulated system. 
TABLE IV 
Parameters for Simulated System 
Parameter Value 
Rated power (MW) 20 
DC link voltage Vdc (kV) 24 
Rated frequency (Hz) 50 
Grid line-to-line voltage 33 kV 
Transformer voltage rating 12 kV/33 kV 
Rated capacitor voltage uc0 (kV) 1 
SM capacitance (mF) 15 
Arm inductance Ls (mH) 4 
Filter inductance Lf (mH) 1 
Carrier frequency 1/Ts (Hz) 110 
A. Case I: DHB-SM based MMC 
Figs. 5~7 show the performance of the proposed DHB-
SM based MMC. Fig. 5 shows the ac-side current ia, ib and ic. 
Fig. 6(a) shows the estimated capacitor voltage 11ˆcu  and 
capacitor voltage uc11 for C11 in HB11 of DHB-SM1 in upper 
arm of phase A. Fig. 6(b) shows the estimated capacitor 
voltage 12ˆcu  and capacitor voltages uc12 for C12 in HB12 of 
DHB-SM1. It can be observed that the estimated 11ˆcu  and 12ˆcu  
are coinciding with uc11 and uc12, respectively. 
Fig. 7(a) shows the capacitor voltages in DHB-
SM1~DHB-SM12 in upper arm of phase A, while Fig. 7(b) 
shows the capacitor voltages in DHB-SM13~DHB-SM24 in 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on October 01,2020 at 13:10:05 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.3026394, IEEE
Transactions on Power Electronics
IEEE POWER ELECTRONICS LETTER 
lower arm of phase A. It can be observed that the capacitor 
voltages can be well balanced at such a low switching 
frequency. 
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
ia ib ic
 
Fig. 5. AC-side current ia, ib and ic of DHB-SM based MMC.  
(a)




P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
uc12uc12^
 
Fig. 6. Voltage estimation. (a) Estimated voltage 11ˆcu  and capacitor voltage 
uc11 for HB11 in DHB-SM1 in upper arm of phase A. (b) Estimated voltage 
12
ˆ
cu and capacitor voltage uc12 for HB12 in DHB-SM1 in upper arm of phase A. 
(a)
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
 
(b)
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
 
Fig. 7. Capacitor voltages in DHB-SM based MMC. (a) DHB-SM1~DHB-SM12 
in upper arm of phase A. (b) DHB-SM13~DHB-SM24 in lower arm of phase A. 
B. Case II: HB-SM based MMC 
Fig. 8 shows the ac-side current ia, ib and ic of the HB-SM 
based MMC. In comparison with Fig. 5, the current 
performance of the DHB-SM based MMC is almost the same 
to that of the HB-SM based MMC.   
Fig. 9(a) shows the capacitor voltages in HB-SM1~HB-
SM24 in upper arm of phase A. Fig. 9(b) shows the capacitor 
voltages in HB-SM25~HB-SM48 in lower arm of phase A. In 
comparison with Fig. 7, the capacitor voltage performance of 
the proposed DHB-SM based MMC is also similar to that of 
the HB-SM based MMC. 
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
ia ib ic
 
Fig. 8. AC-side current ia, ib and ic of HB-SM based MMC.  
(a)
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
 
(b)
P = 18 MW, Q = 0 MVar P = 9 MW, Q = 0 MVar
 
Fig. 9. Capacitor voltages in HB-SM based MMC. (a) HB-SM1~HB-SM24 in 
upper arm of phase A. (b) HB-SM25~HB-SM48 in lower arm of phase A.  
V. EXPERIMENTAL STUDIES 
A single-phase DHB-SM based MMC prototype, as 
shown in Fig. 1(a), is built in the laboratory. Fig. 10 shows a 
photo of the experimental setup. The dc power supply 
SGA600/8 supports the dc link of the MMC. The 
IXFK48N36P is used as the switch/diode in each DHB-SM. 
The ac-side current control and VAC are implemented in a 
digital signal processor controller TMS32F28335. The voltage 
estimation, VBC and PSC-PWM are implemented in the 













Fig. 10. Photo of the experimental setup. 
TABLE V 
Parameters for Experimental System 
Parameter Value 
DC link voltage Vdc (V) 300 
Rated frequency (Hz) 50 
Number of DHB-SM per arm N 3 
Rated capacitor voltage uc0 (V) 50 
SM capacitance (mF) 3.9 
Arm inductance Ls (mH) 1.8 
Filter inductance Lf (mH) 1.8 
Load resistance RL (Ω) 10 
Carrier frequency 1/Ts (Hz) 400 
Figs. 11~14 show the performance of the proposed MMC, 
where the ac-side current ia is changed from 9 A to 4.5 A in a 
step. Fig. 11 shows ia, upper arm current iau and lower arm 
current ial. 
Fig. 12 shows the estimated capacitor voltage 11ˆcu  and 
measured capacitor voltages uc11 for C11 in HB11 of DHB-SM1, 
as well as the estimated capacitor voltage 12ˆcu  and measured 
capacitor voltages uc12 for C12 in HB12 of DHB-SM1, where the 
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estimated capacitor voltages are output by digital-
analog converter and recorded by the oscilloscope. It can be 
observed that the estimated 11ˆcu  and 12ˆcu  are coinciding with 
the measured uc11 and uc12, respectively. 
Fig. 13 shows the measured capacitor voltages uc11 and 
uc12 in DHB-SM1 and measured capacitor voltages uc21 and 
uc22 in DHB-SM2 in upper arm. Fig. 14 shows measured 
capacitor voltages uc41 and uc42 in DHB-SM4 and measured 
capacitor voltages uc51 and uc52 in DHB-SM5 in lower arm. It 
can be observed that the capacitor voltages in the proposed 
MMC can be well balanced with the estimated capacitor 
voltages in the proposed method.  
ia
ialiau
ia = 9 A ia = 4.5 A
 
Fig. 11. AC-side current ia, upper arm current iau and lower arm current ial. 
Estimated  uc12 
and measured uc12 
^
Estimated uc11and measured uc11 ^
ia = 9 A ia = 4.5 A
10 ms/div
 
Fig. 12. Estimated voltage 11ˆcu  and measured voltage uc11 for HB11 in DHB-
SM1 in upper arm. Estimated voltage 12ˆcu and measured voltage uc12 for HB12 
in DHB-SM1 in upper arm. 
uc21 and uc22 in DHB-SM2
uc11 and uc12 in DHB-SM1
ia = 9 A ia = 4.5 A
 
Fig. 13. Capacitor voltages for DHB-SM1 and DHB-SM2 in upper arm.  
ia = 9 A ia = 4.5 A
uc51 and uc52 in DHB-SM5
uc41 and uc42 in DHB-SM4
 
Fig. 14. Capacitor voltages for DHB-SM4 and DHB-SM5 in lower arm. 
VI. CONCLUSIONS 
This letter proposes a DHB-SM for MMCs, where only 
one voltage sensor is equipped in each DHB-SM to measure 
the voltage between positive poles of two capacitors. The 
voltage estimation method is also proposed based on the 
sampled voltages at peak and valley of the carriers. The 
proposed MMC reduces the number of voltage sensors to half 
in comparison with the conventional HB-SM based MMC. 
The simulation and experimental results confirm the 
effectiveness of the proposed DHB-SM based MMC and 
capacitor voltage estimation method. 
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